

# ConcurrencyInES: SYCL for Embedded

Joe Todd, Víctor Pérez

HiPEAC–Jan 16, 2023

Copyright Codeplay Software Ltd 2023

# Overview

- Why SYCL for Embedded Systems?
  - Concurrency Model
  - Heterogeneous Memory Model
  - Scheduling
  - Synchronisation
- Intro to SYCL programming model
- A small SYCL application (Vector Addition)
- Case Studies
  - Automotive
  - Drones
  - Medical Imaging

# Why SYCL

- End of the Free Lunch implies heterogeneous hardware
- SYCL provides standardized C++ API for portable software acceleration across different types of hardware
- SYCL code is single-source!







# Why targeting SYCL to embedded platforms

- Artificial Intelligence (AI) operations (training and inference) are increasingly performed "at the Edge" by embedded devices that are typically less powerful and have more constraints/restrictions than HPC hardware
  - Limited memory, processing power and energy consumption
  - Specialized hardware (e.g. ASIC, DSP, FPGA etc; IoT devices)
- SYCL as an open standard with a growing open-source software ecosystem enables reusing existing AI acceleration written for HPC on a wide range of diverse embedded platforms.

# What SYCL can do for you

- Heterogeneous hardware
  - GPU, CPU, FPGA, ASIC, custom silicon!
- Pure C++ code
- Well defined:
  - Concurrency model
  - Memory model
- Scheduling
- Performance Portability



#### Concurrency Model



# Concurrency Model

#### Typical multi-core

- Several threads
- Homogeneous hardware
- Shared memory

SYCL

- Thousands of threads
- Host & Accelerator(s)
- Separate memory spaces
- Host is in charge:
  - Schedules kernels & data flow
- Accelerator does the work
- Queue per accelerator

# Concurrency & Scheduling

- Host & 1 or more accelerators
  - Host can also use itself as an accelerator (e.g. via CPU OpenCL runtime)
- Work split into discrete kernels, submitted to device's queue
- SYCL provides both implicit & explicit task graph generation





# Scheduling

- Queues & events allow the SYCL runtime to handle scheduling
- Host is free to:
  - Get on with other work
  - Schedule tasks on other devices
  - Synthesise results
- host\_task allows us to effectively write host callbacks in the task graph

# Scheduling







#### SCHEDULING ON MULTICORE PROCESSORS

#### Utilisation

- For m resources (cores) and n tasks, how to schedule tasks so to avoid underutilisation of resources? How to avoid idle resources? (without using static scheduling), while at the same time
  - Minimise pre-emption
  - Minimise spinning
- Deadlines
  - No optimal on-line scheduler can exist for a set of jobs with two or more distinct deadlines on any (m > 1) multiprocessor system. Theorem [Hong, Leung: RTSS 1988, IEEE TCO 1992]

# Memory Model



#### Memory Model

• Heterogeneous systems have complex memory architecture

#### Memory all over the place!



### Memory Model

- Heterogeneous systems have complex memory architecture
- SYCL makes sense of this by:
  - Defining memory hierarchy (C++ doesn't know about this!)



 A processing element executes a single work-item



- A processing element executes a single work-item
- Each work-item can access private memory, a dedicated memory region for each processing element



- A processing element executes a single work-item
- Each work-item can access private memory, a dedicated memory region for each processing element
- 3. A compute unit executes a workgroup, composed of multiple workitems, one for each processing element in the compute unit





- A processing element executes a single work-item
- Each work-item can access private memory, a dedicated memory region for each processing element
- 3. A compute unit executes a workgroup, composed of multiple workitems, one for each processing element in the compute unit
- Each work-item can access local memory, a dedicated memory region for each compute unit



- A processing element executes a single work-item
- Each work-item can access private memory, a dedicated memory region for each processing element
- 3. A compute unit executes a workgroup, composed of multiple workitems, one for each processing element in the compute unit
- Each work-item can access local memory, a dedicated memory region for each compute unit
- 5. A device can execute multiple workgroups



- A processing element executes a single work-item
- Each work-item can access private memory, a dedicated memory region for each processing element
- 3. A compute unit executes a workgroup, composed of multiple workitems, one for each processing element in the compute unit
- Each work-item can access local memory, a dedicated memory region for each compute unit
- 5. A device can execute multiple workgroups
- Each work-item can access global memory, a single memory region available to all processing elements

# Memory Model

- Heterogeneous systems have complex memory architecture
- SYCL makes sense of this by:
  - Defining memory hierarchy (C++ doesn't know about this!)
  - Defining the accessibility of memory from different devices

#### Memory all over the place!





# Buffer/Accessor Model

- Alternative to 'raw pointer' memory management
- Abstraction around data
- Keeps track of which kernels are using data
- Data migration & kernel scheduling handled automatically!
- No possibility of unsafe concurrent access by different kernels

# Buffers & Accessors

- Buffers
  - owning memory container
  - manage data migration and coherence across host and devices
  - users can specify "properties" to inform the runtime of extra information
- Accessors
  - give access to a buffer memory in a kernel
  - express data dependency of kernels

#### Buffers & Accessors





#### Buffers & Accessors





# Communication & Synchronization

- Host-device synchronization
  - Queues provide host-device synchronization
  - Buffer destructor blocks until data safely back on host
- Thread-thread sync:
  - Threads can wait on each other & read/write shared memory
  - Hierarchical parallelism defines when this is possible
- SYCL defines synchronous & asynchronous exceptions
  - & the ability to provide custom exception handlers

# Performance Portability

- SYCL targets embedded through to exascale computing
- Avoid writing different code for variants of your embedded system
- Hardware flexibility & future proofing

# Aspects & Info

- Not all hardware supports *all* SYCL features
- How can we target these devices with SYCL?
- Using aspects:
  - aspect::atomic64
  - aspect::cpu
  - aspect::host\_debuggable
- And device\_info:
  - info::device::max\_compute\_units
  - info::device::preferred\_vector\_width\_int
  - info::device::max\_clock\_frequency

# SYCL for Embedded

- General purpose computing increasingly resource limited
  - Motivates the development of SYCL
  - Good news for the embedded world!
- SYCL:
  - defines a programming model for heterogeneous systems
  - formalises multiple memory spaces/scopes
  - provides powerful abstractions for data flow

#### What is SYCL?



- Learning objectives:
  - Learn about the SYCL 2020 specification and its implementations
  - Learn about the major features that SYCL provides
  - Learn about the components of a SYCL implementation
  - Learn about the anatomy of a typical SYCL application
  - Learn where to find useful resources for SYCL



# SYCL is a single-source, high-level, standard C++ programming model, that can target a range of heterogeneous platforms

SYCL is a single-source, high-level, standard C++ programming model, that can target a range of heterogeneous platforms

SYCL is a **single-source**, high-level, standard C++ programming model, that can target a range of heterogeneous platforms



- SYCL allows you write both host CPU and device code in the same C++ source file
  - This is usually implemented in two compilation passes; one for the host code and one for the device code
SYCL is a single-source, **high-level**, standard C++ programming model, that can target a range of heterogeneous platforms

Franki, taken		All a games		
	Constant Balling and State	an ber eine Beglag affekte sonde jannet Mag		
fran Fa		an in the Name Day and the stands gaves the g		
		and distanting ing diff. I could go up West		
shady, burg		A Reason in an Phat San	ef auto da	
and Thin faint	a pl Provident in Balance and an a		at any lighting at	
	and the first state of the			
could Fidure Rood of test Fidure 7 (4)		and Then Fold to dow (down manufold)	and some first and	
ighter of Alexandricani			ganera .	
Brideleter.		A REPORTED IN CONTRACT	and the second sec	
		Age on the state is the state of the party of the state in the state is the state i		
	h hit optime (which in gash part)			
	and the form (1.4)	and and an and an and an an an an an an an an and		
auth Pales R	AT 16 and a face	Ky and a definition of a proceeding of the process of the proces of the process of the proces of the process of the proces		
-		158 annay Pa bel perden Tracher		
		Charles beneficial and an international		
12/54/2012		and the second se		
The bar partness of	With a	chald, Sure		
		and the body and send that it is been been	shad	
Talls and it for	(Thirds, Day	/ (wyatt ( a rute better)	affeite affeite (ander)	
A Britsman & Charlenger, Star		B. affer dis hit of pages will find	(his description of his second )	
teres and the	and the second se	and the second second second	Character and a second s	
			all the second s	
		1000	discutive Barris d	
	and the second	the Paper & the Paper & State of the Path of Path and the Rest of the Path of	Concernance in the last	
	These managemetter Frankyd combe	prof Theo Tool to be Sprayers and all to block any advance	Foliana fin Foliana	
322	Characteristic in the same is made			
(	Hitson and bits and a day	ing fair	and The Last of Manufacture and Information of	
	the second	a second s		
Long-	- Hang's serve	to a state of the an integration in it. And the in the state of the st		
(manufactor of	mands Hamph semifican	1 Mail Provident	and search a chard a phone for the feet for	
Canto ante	Trangel asial		44	
Sec. 8 Aug	A Linear brook		and a	
-,544	T pit there are	and The a field is and campel camper (with infers, advance)	The first \$ 18	
			hear furth fath furt	
marked and	Careford and and	firsted		
E MAR	Standard Street	a final a first an an hange an inter the standard for the based on an effect to be of	Secul-cond at	
the Counters	f illinates		turber (	
in com	Seads.		and all	
	in such of such as from Reality of	about 5 Mart 1 and a second and a second by a galaxy ]	17+13 w.d.	
**********				
		()		
	Chaff day have been been	second and the second second days of the	and the shell is not a point of a point of	
	STATISTICS STATISTICS		( - c + ) and (	
for allowing				
	and the second sec	and The a Total to and consequences and in factor long advance	that half and has for such from	
the Distance and	a real and and	And a standard and the standard and the standard standard standard standard standard standard standard standard	wheater wants	
d The Address Taylor		a Bard and angels and d	and the last in the second dealers where	
			/m	
			and the set of the set	
aduction Fr		the second s	S'hlingficherell minerhen Trand'y ay en	
tanan ang ang ang ang ang ang ang ang ang		and the second	albands fit band san Product ungenf an Magel Bland	
Territority of Concerts				
18-1- F'A.		/ Berg Burley (	we(#)	
all in the second		A second s	and Then field is of the improved in (	

Typical OpenCL hello world application

No. of a life of the part of t
alas a
strate Wa
of an indianal set of Paper 11
H cala fail a final of and to
A DOMESTIC AND A DOMESTICA AND A DOMESTIC
holo belli blis dide [and ref]
to back to be back and data (and one)
and the set
the shift de light year dans to di
the plantage over and
and in the second in and the second production of the pill (s). And (a)
And a strength of the strength
*
1

Typical SYCL hello world application

 SYCL provides highlevel abstractions over common boilerplate code

- Platform/device selection
- Buffer creation
- Kernel compilation
- Dependency management and scheduling

# SYCL is a single-source, high-level, standard C++ programming model, that can target a range of heterogeneous platforms



- SYCL allows you to write standard C++
  - No language extensions
  - No pragmas



SYCL is a single-source, high-level, standard C++ programming model, that can target a range of heterogeneous platforms



- SYCL can target any device supported by its backend
- SYCL can target a number of different backends



# Who is implementing SYCL?









#### What is in a SYCL implementation?





codeplay<sup>®</sup>



- The SYCL interface is a C++ template library that users and library developers program to
  - The same interface is used for both the host and device code



- The SYCL runtime is a library that schedules and executes work
  - It loads kernels, tracks data dependencies and schedules commands



- The backend interface is where the SYCL runtime calls down into a backend in order to execute on a particular device
  - The standard backend is OpenCL but some implementations have supported others



- The SYCL device compiler is a C++ compiler which can identify SYCL kernels and compile them down to an IR or ISA
  - This can be SPIR, SPIR-V, GCN, PTX or any proprietary vendor ISA

# What does a SYCL application look like?



int main(int argc, char \*argv[]) {

🌔 codeplay®

#include <sycl/sycl.hpp>
using namespace sycl;

int main(int argc, char \*argv[]) {

First we include the SYCL header which contains the runtime API

We also import the sycl namespace here for the purposes of presenting

```
#include <sycl/sycl.hpp>
using namespace sycl;
```

```
int main(int argc, char *argv[]) {
```

```
queue q{default_selector_v};
```

Device selectors allow you to choose a device based on a custom configuration

The queue default constructor uses the default\_selector\_v, which allows the runtime to select a device for you



```
#include <sycl/sycl.hpp>
using namespace sycl;
int main(int argc, char *argv[]) {
 queue q{default_selector_v};
 q.submit([&](handler &cgh){
 });
```

With a queue we can submit a command group

A command group contains:

- A SYCL command (e.g. a SYCL kernel function)
- Execution range
- Accessors



**()** codeplay<sup>®</sup>

```
#include <sycl/sycl.hpp>
using namespace sycl;
int main(int argc, char *argv[]) {
  std::vector<float> dA{ ... }, dB{ ... }, dO{ ... };
  queue q{default_selector_v};
  q.submit([&](handler &cgh){
 });
```

We initialize three vectors, two inputs and an output

```
#include <sycl/sycl.hpp>
using namespace sycl;
int main(int argc, char *argv[]) {
  std::vector<float> dA{ ... }, dB{ ... }, dO{ ... };
  queue q{default_selector_v};
 buffer<float> bufA{dA};
 buffer<float> bufB{dB};
 buffer<float> buf0{d0};
  q.submit([&](handler &cgh){
 });
```

We create a buffer for each vector to manage the data across host and device

```
#include <sycl/sycl.hpp>
using namespace sycl;
int main(int argc, char *argv[]) {
  std::vector<float> dA{ ... }, dB{ ... }, dO{ ... };
  queue q{default selector v};
  {
    buffer<float> bufA{dA};
    buffer<float> bufB{dB};
    buffer<float> buf0{d0};
    q.submit([&](handler &cgh){
    });
```

Buffers synchronize on destruction via RAII

So adding this scope means that all kernels writing to the buffers will be waited on and the data will be copied back to the vectors on leaving this scope

```
#include <sycl/sycl.hpp>
using namespace sycl;
int main(int argc, char *argv[]) {
  std::vector<float> dA{ ... }, dB{ ... }, dO{ ... };
  queue q{default selector v};
    buffer<float> bufA{dA};
   buffer<float> bufB{dB};
    buffer<float> buf0{d0};
    q.submit([&](handler &cgh){
      accessor inA{bufA, cgh, read only};
      accessor inB{bufB, cgh, read only};
      accessor out{buf0, cgh, write only, no init};
    });
```

We create an accessor for each of the buffers

Read access for the two input buffers and write access for the output buffer. An additional property is passed to the output accessor to specify that the previous data will not be used.

```
#include <sycl/sycl.hpp>
using namespace sycl;
class add;
int main(int argc, char *argv[]) {
  std::vector<float> dA{ ... }, dB{ ... }, dO{ ... };
  queue q{default selector v};
    buffer<float> bufA{dA};
   buffer<float> bufB{dB};
    buffer<float> buf0{d0};
    q.submit([&](handler &cgh){
      accessor inA{bufA, cgh, read only};
      accessor inB{bufB, cgh, read only};
      accessor out{bufO, cgh, write only, no init};
      cgh.parallel for<add>(dA.size(),
          [=](id<1> i) { out[i] = inA[i] + inB[i]; });
    });
```

We define a SYCL kernel function for the command group using the parallel\_for API

The first argument here is cast to a range, specifying the iteration space

The second argument is a lambda function that represents the entry point for the SYCL kernel

This lambda takes an id parameter that describes the current iteration being executed

```
#include <sycl/sycl.hpp>
using namespace sycl;
class add;
int main(int argc, char *argv[]) {
  std::vector<float> dA{ ... }, dB{ ... }, dO{ ... };
  queue q{default selector v};
    buffer<float> bufA{dA};
   buffer<float> bufB{dB};
    buffer<float> buf0{d0};
    q.submit([&](handler &cqh) {
      accessor inA{bufA, cgh, read only};
      accessor inB{bufB, cqh, read only};
      accessor out{bufO, cgh, write only, no init};
      cgh.parallel for<add>(dA.size(),
          [=](id<1> i) { out[i] = inA[i] + inB[i]; });
    });
```

The template parameter to parallel\_for is used to name the lambda

The reason for this is that C++ does not have a standard ABI for lambdas so they are represented differently across the host and device compiler

SYCL kernel functions follow C++ ODR rules, which means that if a SYCL kernel is in a template context, the kernel name needs to reflect that context, so must contain the same template arguments

```
#include <sycl/sycl.hpp>
using namespace sycl;
class add;
int main(int argc, char *argv[]) {
  std::vector<float> dA{ ... }, dB{ ... }, dO{ ... };
  try {
    queue q{default selector v, async handler{};
      buffer<float> bufA{dA};
      buffer<float> bufB{dB};
      buffer<float> buf0{d0};
      q.submit([&](handler &cgh) {
        accessor inA{bufA, cgh, read only};
        accessor inB{bufB, cgh, read only};
        accessor out{buf0, cgh, write only, no init};
        cgh.parallel for<add>(dA.size(),
            [=](id<1> i) { out[i] = inA[i] + inB[i]; });
      });
    q.throw asynchronous();
  } catch (...) { /* handle errors */ }
```

In SYCL errors are handled using exception handling, so you should always wrap SYCL code in a try-catch block

Some exceptions are thrown synchronously at the point of using a SYCL API

Other exceptions are asynchronous and are stored by the runtime and passed to an **async handler** when the queue is told to throw

#### Useful SYCL resources



- The latest SYCL specification is SYCL 2020
  - Available at:
    - https://registry.khronos.org/SYCL/specs/sycl-2020/html/sycl-2020.html
- The specification is open source
  - Github project: https://github.com/KhronosGroup/SYCL-Docs







- There is a Khronos backed website for collecting SYCL related news and articles
  - Available at: http://sycl.tech/

Home News Learn Projects	Vents Videos Research O Something to Share? Click here to share your resource with the community.		Communicate 💠 🏄 D 🧔 💟
	Summer Sessions Join a set of experts for a week long you with your SYCL code.	series of online presentations on a variety of topics to help.	
About Issential Resources	Control       Contro       Control       Control	SYCL 2020 Specification         Browse Implementations           Atronos has published the ratified version of the SYCL 2020 specification, cick to find out more.         Click here to find out where to get all the analable SYCL implementations from.           Conformance Test Suite         SYCL Working Group groups home page to learn more about the continuity to the CTS are welcome.         SYCL Working Group groups home page to learn more about the SYCL technology.	
lews liew All News		<section-header><section-header></section-header></section-header>	Cookie Policy
	Of January 2023 STFC to Accelerate Exascale Software in Computational Fluid Dynamics and Code Coupling using SYCL. The Science and Technology Facilities Council (STFC) Scientific Computing Department (SOD) has established a new conAPT Centre of Excellence in collaboration with Intel.This will accelerate exascale software development on multi-accihecture systems using the Ninnona SYCL standard and the oneAPT oper, cross-architecture programming model. A team of computational accientists within accivities. The	Contract works we stratuum Contract works we stratuum Co	Please note that we use cockles on this website enhance your experience, provide features and to track how the website is used. Please click <b>decline</b> to disable cockles and related features. Plivacy Policy Cockle Policy Accept: Decline



- There are Khronos produced SYCL 2020 reference cards
  - Available at: https://www.khronos.org/files/sycl/sycl-2020-reference-guide.pdf





#### • The free Data Parallel C++ book:

• Available at: https://link.springer.com/book/10.1007/978-1-4842-5574-2



**()** codeplay<sup>\*</sup>

# Embedded SYCL today



# SYCL Tools for Embedded

- ComputeCPP/ComputeAorta
  - Any CPU or CPU-like processor
  - Renesas R-Car, IMG PowerVR, ARM Mali, Xilinx FPGA (embedded)
  - Embedded platforms supporting OpenCL/SPIR/SPIR-V (ComputeAorta can provide this support).
  - Some undisclosed customer embedded platforms
- DPC++
  - Emerging support for MLIR
  - Huawei Ascent processor (for Autonomous Driving)
- TriSYCL
  - Xilinx FPGAs (including embedded)
- Sylkan
  - SYCL on top of Vulkan



# Current SYCL Applications for Embedded

- Automotive
  - Autonomous driving & ADAS,
  - sensor fusion (fusing lidar and radar data)
  - battery management systems
- Autonomous Unmanned Arial Vehicles
  - Improve automatic detection and avoidance capabilities of drones.
- Medical imaging
  - E.g. skin cancer detection using mobile medical devices/instruments



### SYCL in Embedded Systems, Automotive, and Al



This work is licensed under a Creative Commons Attribution 4.0 International License

 $\mathbf{X}$ 

# Technologies for Automated Driving

- Renesas R-Car architecture
  - Embedded automotive platform
  - Optimized for Computer Vision and Machine Learning
  - Designed for
    - Low latency
    - Low power consumption
    - Low cost



# **WIZer** Batteries

## Project to build novel High-Performance Hybrid Batteries for Electric Vehicles

#### Collaboration led by Williams Advanced Engineering.

**Codeplay's role:** Accelerating Battery Models run by Battery Management System via SYCL.

**Project consortium:** 



Experimental Battery Test rig at Imperial.



Embedded MPSoC platform running the BMS on the Battery.




#### Zynq<sup>®</sup> UltraScale+<sup>™</sup> MPSoC ZCU106 Evaluation Kit.



- Quad Core Arm<sup>®</sup> Cortex<sup>™</sup>-A53 processor.
- Dual Core Arm Cortex R5 real-time processors
- Arm Mali GPU 400
- FPGA

Targets low-power embedded applications, e.g. Advanced driver-assistance systems (ADAS), Battery Management Systems (BMS).



#### **Software Acceleration – Integration Overview**



#### Impact of compiler optimizations on Matrix Multiply running on Xilinx FPGA

ComputeCPP performs Whole Function Vectorization + single\_task conversion (via ComputeAorta).



Best results with vector width of 32.



# SYCL-BLAS General Matrix Multiplication running on embedded Xilinx zcu106 board with FPGA

ot@xilinx-zcu106-2020 2:~/gemm test# ./run gemm test.sh	
me taken to load BIN is 192.000000 Milli Seconds	
N FILE loaded through FPGA manager successfully	
======] Running 296 tests from 6 test suites.	
] Global test environment set-up.	
72 tests from Gemm/GemmSmallBetaNonZeroLDMatchFloat	
RUN Gemm/GemmSmallBetaNonZeroLDMatchFloat.test/0	
T build version: 2.8.0	
ild hash: f19a872233fbfe2eb933f25fa3d9a780ced774e5	
ild date: 2021-03-30 19:53:41	
t branch: 2020.2	
D: 1928	
D: 0	
ri Oct 21 08:13:28 2022 GMT]	
ST: xilinx-zcu106-2020_2	
E: /home/root/gemm_test/blas3_gemm_test	
RT] ERROR: Not implemented	
vice vendor: Xilinx	
vice name: zcu106_base	
vice type: accelerator	
RT] ERROR: Not implemented	
OK ] Gemm/GemmSmallBetaNonZeroLDMatchFloat.test/0 (600 ms)	
RUN ] Gemm/GemmSmallBetaNonZeroLDMatchFloat.test/1	
RT] ERROR: Not implemented	
OK ] Gemm/GemmSmallBetaNonZeroLDMatchFloat.test/1 (6 ms)	
RUN ] Gemm/GemmSmallBetaNonZeroLDMatchFloat.test/2	
RT] ERROR: Not implemented	
OK Gemm/GemmSmallBetaNonZeroLDMatchFloat.test/2 (6 ms)	
RUN j Gemm/GemmSmallBetaNonZeroLDMatchFloat.test/3	
KIJ EKKUK: NOT IMPIEMENTED	
UK Gemm/GemmSmallBetaNonZeroLDMatchFloat.test/3 (6 ms)	
RUN Gemm/GemmSmallBetaNonZeroLDMatchFloat.test/4   OK Comm/CommSmallBetaNonZeroLDMatchFloat.test/4	
OK Gemm/GemmSmallBetaNonZeroLDMatchFloat.test/4 (5 ms)	
OV ] Gemm/GemmSmallBetaNonZeroLDMatchFloat_test/5   OV ] Gemm/GemmSmallBetaNonZeroLDMatchFloat_test/5	
RUN ] Gemm/GemmSmallBetaNonZeroLDMatchFloat test/6	
OK [ Gemm/GemmSmallBetaNonZeroLDMatchFloat test/6 (3 ms)	
RUN ] Gemm/GemmSmallBetaNonZeroLDMatchFloat test/7	
OK ] Gemm/GemmSmallBetaNonZeroLDMatchFloat test/7 (3 ms)	
RUN ] Gemm/GemmSmallBetaNonZeroLDMatchFloat test/8	
OK ] Gemm/GemmSmallBetaNonZeroLDMatchFloat test/8 (3 ms)	
RUN ] Gemm/GemmSmallBetaNonZeroLDMatchFloat test/9	
OK ] Gemm/GemmSmallBetaNonZeroLDMatchFloat.test/9 (3 ms)	
RUN ] Gemm/GemmSmallBetaNonZeroLDMatchFloat.test/10	
OK ] Gemm/GemmSmallBetaNonZeroLDMatchFloat.test/10 (3 ms)	
RUN 1 Gemm/GemmSmallBetaNonZeroLDMatchFloat.test/11	
OK   Gemm/GemmSmallBetaNonZeroLDMatchFloat.test/11 (3 ms)	

OK	Gemm/GemmLargeBetaNonZeroLDMatchFloat.test/8 (3718 ms)
RUN	Gemm/GemmLargeBetaNonZeroLDMatchFloat.test/9
OK :	Gemm/GemmLargeBetaNonZeroLDMatchFloat.test/9 (3458 ms)
RUN	Gemm/GemmLargeBetaNonZeroLDMatchFloat.test/10
OK <sup>:</sup>	Gemm/GemmLargeBetaNonZeroLDMatchFloat.test/10 (3704 ms)
RUN	Gemm/GemmLargeBetaNonZeroLDMatchFloat.test/11
OK -	Gemm/GemmLargeBetaNonZeroLDMatchFloat.test/11 (3712 ms)
RUN	Gemm/GemmLargeBetaNonZeroLDMatchFloat.test/12
OK	Gemm/GemmLargeBetaNonZeroLDMatchFloat.test/12 (7068 ms)
RUN	Gemm/GemmLargeBetaNonZeroLDMatchFloat.test/13
OK	Gemm/GemmLargeBetaNonZeroLDMatchFloat.test/13 (6782 ms)
RUN	Gemm/GemmLargeBetaNonZeroLDMatchFloat.test/14
ОК	Gemm/GemmLargeBetaNonZeroLDMatchFloat.test/14 (7040 ms)
RUN	Gemm/GemmLargeBetaNonZeroLDMatchFloat.test/15
OK	Gemm/GemmLargeBetaNonZeroLDMatchFloat.test/15 (7046 ms)
RUN	Gemm/GemmLargeBetaNonZeroLDMatchFloat.test/16
OK	Gemm/GemmLargeBetaNonZeroLDMatchFloat.test/16 (3782 ms)
RUN	Gemm/GemmLargeBetaNonZeroLDMatchFloat.test/17
OK	Gemm/GemmLargeBetaNonZeroLDMatchFloat.test/17 (3492 ms)
RUN	Gemm/GemmLargeBetaNonZeroLDMatchFloat.test/18
OK	] Gemm/GemmLargeBetaNonZeroLDMatchFloat.test/18 (3759 ms)
RUN	Gemm/GemmLargeBetaNonZeroLDMatchFloat.test/19
OK	] Gemm/GemmLargeBetaNonZeroLDMatchFloat.test/19 (3763 ms)
RUN	Gemm/GemmLargeBetaNonZeroLDMatchFloat.test/20
OK	] Gemm/GemmLargeBetaNonZeroLDMatchFloat.test/20 (7148 ms)
RUN	Gemm/GemmLargeBetaNonZeroLDMatchFloat.test/21
OK	Gemm/GemmLargeBetaNonZeroLDMatchFloat.test/21 (6864 ms)
RUN	Gemm/GemmLargeBetaNonZeroLDMatchFloat.test/22
ОК	Gemm/GemmLargeBetaNonZeroLDMatchFloat.test/22 (7145 ms)
RUN	Gemm/GemmLargeBetaNonZeroLDMatchFloat.test/23
ОК	Gemm/GemmLargeBetaNonZeroLDMatchFloat.test/23 (7147 ms)
RUN	Gemm/GemmLargeBetaNonZeroLDMatchFloat.test/24
OK :	Gemm/GemmLargeBetaNonZeroLDMatchFloat.test/24 (7441 ms)
RUN	Gemm/GemmLargeBetaNonZeroLDMatchFloat.test/25
OK :	Gemm/GemmLargeBetaNonZeroLDMatchFloat.test/25 (7033 ms)
RUN	Gemm/GemmLargeBetaNonZeroLDMatchFloat.test/26
OK :	Gemm/GemmLargeBetaNonZeroLDMatchFloat.test/26 (/444 ms)
RUN av :	Gemm/GemmLargeBetaNonZeroLDMatchFloat.test/2/
UK :	Gemm/GemmLargeBetaNonZeroLDMatchFloat.test/2/ (/451 ms)
KUN OV 3	Gemm/GemmLargeBetaNonZeroLDMatchFloat.test/28
DUM :	Gemm/GemmLargeBetaNonZeroLDMatchFloat.test/28 (14150 ms)
KUN OV	Gemm/GemmLargeBetaNonZeroLDMatchFloat.test/29
DUM :	Genuit/GenuitargebetanonZeroLDMatchFloat.test/29 (13890 IIS)
	Gennin/GenninLargebetanon/ZeroLDratthFloat.test/30
DUN :	Gemm/GemmLangeBetaNonZeroLDMatchFloat.test/30 (141/0 ms)
- NON	Gemm/GemmLangeBetaNonZeroLDMatchFloat tost/31 (14192 ms)
	32 tests from Gemm/GemmlargeBetaNonZeroLDMatchEloat (192082 m
	J 22 CESCS FLOW Genning Genning ar generation zer GEDMatchirithat (192982 III
	Global test environment tear-down
	296 tests from 6 test suites ran. (196042 ms total)
PASSED :	296 tests.

total)

## Unmanned Arial Vehicles (UAV)

- Autonomous UAVs for inspection of:
  - Ports
  - Bridges
  - Other structures
- Collision avoidance is critical
- Al 'at the edge'





## Unmanned Arial Vehicles (UAV)

- Intelligent radar perception processed by embedded device
- Improves automatic detection and avoidance capabilities of UAVs
- Collaboration with UWS, DataLab and Codeplay
- Uses deep learning models to perform classification tasks on the drone
- Employs ONNX runtime to perform model operations accelerated in SYCL

#### Medical Imaging on embedded devices

- Recently started collaboration with Napier University Edinburgh
- Developing new advanced AI- powered Computer Vision Algorithms for cancer diagnosis
- Enabling these algorithms to run on mobile medical devices/instruments enabling these devices to perform more reliable image classification than SOTA.
- Employing SYCL/ComputeCPP to accelerate the new Al/Vision algorithms running on these embedded devices.

#### GPUs for Space (GPU4S)

- Embedded GPU for spacecraft
- Benchmarking various kernels

• Ported to SYCL

Yeven crispq95 / GPU4S_Bench         forked from OBPMark/GPU4S_Bench								
<> Co	ode	រុ។ Pull requests 🕟 Actions 🖽	Projects	() Security	~			
	ې ئ	master 🚽 రి branches 🕞 0 tags						
This branch is 34 commits ahead, 5 commits behind OBPMark:master.								
<b>crispq95</b> Delete gpu4s_benchmark/.vscode directory								
		gpu4s_benchmark	Delete gpu4	1s_benchmark/.v	vscode			
		testsuite	fixed folder	location of the ff	t bina			
		aitianoro	Initial comm	ait with all of the	alroad			



#### Safety-Critical requirements

• Applications in automotive, avionics, healthcare/medical, energy, **robotics** and other industries require functional safety and reliability guarantees – Application, tool chains and used APIs need to be certified to certain SC standards.







- Impacts on SYCL as many of these are embedded applications
- Various SC initiatives for SYCL in progress:
  - SYCL Safety-Critical Exploratory Forum https://www.khronos.org/syclsc
    - Building on experience with existing SC specifications such as Vulkan SC
  - Khronos and AUTOSAR collaborate on standardization in Automotive and Intelligent Mobility



# Wrap

- SYCL targeting embedded is becoming increasingly important to provide a standards-based acceleration of artificial intelligence in automotive, avionics, healthcare/medical, energy, robotics and other industries
- Many embedded platforms already support SYCL (Arm, Xilinx, R-Car, Huawei) with more being added frequently.
- Embedded platforms take advantage of the existing software ecosystem (currently used by HPC).
- Applications in Automotive/ADAS
- Standardization of Safety-critical features in progress (Khronos + AUTOSAR)



## Thank you!



We're Hiringlingeres codentar.com/careers

@codeplaysoft

info@codeplay.com

 $\searrow$ 

www

codeplay.com